Abstract-Scan-based delay test achieves high fault coverage due to its improved controllability and observability. This is particularly important for our K Longest Paths Per Gate (KLPG) test approach, since path delay test has additional necessary assignments, compared to transition fault test. Some percentage of flip-flops is not scan, due to delay, area or power constraints. Their outputs are "uncontrollable" since they cannot be initialized. These uncontrollable values block path sensitization, resulting in path delay fault coverage loss. In this work, we extend the traditional Boolean algebra to eleven values, including the "uncontrolled" value as a legal logic state to reduce pessimism in path sensitization analysis. Experiments on ISCAS89 benchmarks with 10% non-scan flip-flops and elevenvalue algebra increased tested path-count by 1.9x for robust test, and 2.2x for non-robust test, compared to the traditional algebra. Transition fault coverage increased by 70% and CPU time per path decreased by 40%.
I. INTRODUCTION
Modern integrated circuits contain billions of transistors on a single die. Manufacturing test of such designs is challenging. A key part of the typical test flow is a scan-based test that applies tests produced by an automatic test pattern generator (ATPG). In a full-scan design, all the sequential elements (typically flip-flops) are converted into scan flip-flops (SFF), providing high controllability and observability, and a combinational view of the circuit to the ATPG. However, SFFs have higher area, power and delay than non-scan D flip-flops (DFF). In a full-scan design, the scan architecture can be significant percentage of the total die area [1] . For this reason, a fraction of the flip-flops in a typical design are DFFs.
Scan test can be used in conjunction with delay test to verify the correctness of a design at its specification frequency. A design is said to have a delay fault if the total delay from the input to the output is more than the specified time. The faults can be caused by a variety of reasons, including manufacturing defects, parameter variation, or power supply noise. These physical mechanisms are abstracted to a delay fault model. Both local and distributed delay faults are modeled by the path delay fault model [2] [3] [4] used in this research.
A path is defined as a sequence of gates starting at a primary input (PI) or a pseudo primary input (PPI) and ending at a primary output (PO) or a pseudo primary output (PPO). The SFF outputs and inputs form the PPIs and PPOs. The total delay on a path is the cumulative delay of individual gates on that path. Hence, the path generated for the delay test is required to be longest to increase the probability of detecting a fault. A delay metric called Esperance [5] is used in this work to generate a longest path. Esperance is the upper bound of the delay of a partial path which starts growing from a PPI and has not reached a PPO to become a complete path. The number of paths in a circuit can be exponential with the size of the circuit. In order of keep the path generation tractable, the K longest paths per gate (KLPG) algorithm [6] is used.
A traditional scan based test assumes that all the sequential elements are SFF. However, a design can be scan limited due to test methodology or design constraints. Moreover, there can be embedded memory arrays, third party intellectual properties (IPs), logic black boxes and analog units that do not incorporate scan features. The inputs and outputs of these units cannot be observed or initialized, so test generation considers them to be "uncontrollable/unobservable". A path starting or terminating at a DFF would be considered a false path by the ATPG because the transition cannot be launched and any value captured at the DFF cannot be observed in the scan-chain. In addition, the uncontrollable values may block path propagation, resulting in significant loss in path and fault coverage. It is common for the timing critical paths in a circuit to pass through nodes influenced by the non-scan cells. An inability to test those paths might miss delay faults
In our work, we have extended the 3-value Boolean algebra (0, 1, X) where X is the unknown value, by including the "uncontrolled" (u) state as a legal logic state, so that we can improve path coverage. Many path pruning decisions can be taken much earlier and many of the paths, lost due to uncontrollable non-scan cells, can be recovered, and thus, increasing path coverage and potentially reducing average CPU time per path. The single vector test pattern leads to a 7-value algebra (0, 1, X, u, 1/u, 0/u, X/u) [6] . Here "1/u" means the value is 1 or u. For robust path delay tests, we are interested in the values of both the vectors of a two-vector test pattern. A five-value algebra was proposed for path delay test [7] , but did not include the uncontrollable value. We have extended the existing traditional algebra to an 11-value algebra incorporating uncontrollable values into the two-pattern delay test: Stable 0, Stable 1, X, u, Rise, Fall, 0/u, 1/u, X/u, Rise/u and Fall/u. The logic descriptions for the NOT, AND, NAND, OR, NOR, XOR, XNOR, PI, Buff, Mux, TSL, TSH, TSLI, TSHI, TIE1 and TIE0 cells in the ISCAS89 benchmark circuits have been extended to 11-value truth tables. With 10% randomly selected non-scan flip-flops, improved path delay fault coverage has been observed compared to the traditional algebra. The greater the number of long paths we want to test; the greater the path recovery advantage we achieve using our algebra. Along with improved path recovery, we have been able to test a greater number of transition fault sites. In most cases, the average CPU time per path is also lower while using the 11-value algebra.
The remainder of the paper is organized as follows. Section 2 describes the traditional scan based at-speed path generation methodology using the KLPG algorithm. Section 3 describes the 11-value algebra used in our work. Section 4 captures the experimental results and section 5 concludes with directions for future work.
II. PATH GENERATION IN KLPG
The KLPG algorithm uses the path delay fault model [7] . The path delay fault model can detect local and distributed delay faults. Any path in the circuit can have a delay fault. Hence, all the paths in the circuit should be tested against the specification frequency. The number of paths in a circuit grows exponentially with the size of the circuit. To keep the path generation tractable, we generate the K longest rising and K longest falling transition paths per gate or line.
A. Path Delay Test Definitions
A path is a sequence of gates starting from a PI/PPI and ending at a PO/PPO with a transition at each gate. A pair of test vectors is applied at the PI/PPIs. These vectors are known as the initialization vector and test vector respectively. The initialization vector sets the state of the circuit to the initial condition. The test vector launches the transition on the path. The propagation delay is shown on each gate. There are 5 paths in the circuit, with 3 paths active in this example. Path P3 is the critical path with maximum delay. The rising transition at the output at 6 time units is the valid response of circuit under nominal operating conditions.
In the presence of a delay fault on any of the gates (or accumulated across gates and wires), the final output transition may be delayed. If the output is measured at 6 time units with a delay fault, a faulty value of 0 will be observed.
The input of a gate on the path is called the on-path signal. All other inputs of the gate are called off-path or side input signals. Side inputs must be at non-controlling values to propagate the transition through the gate. This requires the proper sensitization criterion [5] to be met while generating a path. In Figure 1 , if path P3 is fault free, a delay fault on P1 or P2 cannot be detected using the test pattern.
A path delay test can be categorized into non-robust, robust, or long transition tests. Non-robust tests guarantee detection of a path delay fault if no other delay faults are present. The off-path signals must be at non-controlling values following application of the test vector. Figure 2 illustrates a non-robust test. The path delay fault on A-B-C for the rising transition cannot be detected in the presence of additional delay on path A-C. A long transition path is one that sensitizes a transition fault on the longest path, but it cannot guarantee which of several reconverging paths is tested. Only the shortest of the combinations can be assumed for timing purposes.
B. KLPG Algorithm
The flowchart of the KLPG algorithm is shown in Figure 4 . The algorithm has been implemented in CodGen for this work.
1) Verilog Parsing
The first step of the algorithm is to parse the Verilog circuit, flatten its hierarchy, identify gates, non-scan and scan sequential elements, rank order the logic, and generate fan-in and fan-out cones for each gate. The fan-in and fan-out cones are used to grow a path through a fault site. Figure 5 illustrates the search space in the algorithm, through target gate gi in terms of its fan-in and fan-out cone. The signal lines that we see within the cones are termed as on-path and the ones out of the cones contribute to the off-path or side-input set [8] . The values of the off-path inputs of gates should always be noncontrolling values. The non-controlling value assignments to the side-inputs are necessary for proper propagation of any transition from PPIs to the fault sites. 
2) Circuit Initialization
Combinational controllability and observability of the gates are computed using the SCOAP metric [10] .
3) Path Growth
Path growth starts at a SFF, aiming to build a path through a target line. One gate is added per iteration to the output of the last gate. This is called a partial path until it reaches a SFF. A partial path pool is maintained during the path growth. In each iteration, the partial path with maximum Esperance is popped from the pool and one more gate is added to it. Sensitization logic constraints are applied to the inputs of the gate. The side inputs are checked for non-controlling values to ensure the propagation of the transition through this newly added gate. Direct implication [5] is run to propagate such sensitization constraints through the circuit. The partial path is removed if the direct implication finds a conflict. Since the partial path pool contains all the partial paths with every single gate addition, the next partial path in the pool with the maximum Esperance starts to grow in the same manner through a different fan-out branch.
When the partial path becomes complete, final justification is performed to generate the test pattern. Justification is performed using the MiniSat SAT package [11] while restricting the CNF clauses to those in the relevant logic cones. Dynamic compaction is used to reduce the pattern count. The algorithm then begins growing another path through the target line, using the partial path pool, until K rising and K falling paths have been obtained, or the search space exhausted.
4) Clocking Scheme in KLPG
Launch on capture (LOC) [5] clocking has been implemented in this work. The scan-enable (SE) signal is asserted to load the SFFs with the test pattern. SE is de-asserted during the at-speed path generation. The SE is asserted again to scan out the response.
III. 11 -VALUE ALGEBRA
The traditional KLPG algorithm [6] described in the previous section assumes all sequential elements to be SFF. It uses the Esperance metric to generate the K longest paths through each target line. However, as noted in the introduction, a circuit may not be full scan. In such a scan-limited design, the uncontrollable values lead to a significant percentage of the paths generated using the traditional KLPG algorithm being false, in that a side input on the path cannot be set.
Our approach to dealing with uncontrollable values is to add more analysis to the logic value propagation, to reduce pessimism. Instead of outright rejection due to an uncontrollable side-input, we extend the logic truth tables to distinguish between controllable and uncontrollable unknown values using the 11-value algebra. As our test set uses a two vector (v1,v2) testing pattern, every final logic value of v2 (i.e. 0 and 1) has two variants depending upon the value of v1. If v1 is 0 and v2 is 1, then the value of the pattern is Rise. If v1 is 1 and v2 is also 1, then the value of the pattern is Stable 1. The same analysis is applicable when v2 is 0. Overall, Rise, Fall, Stable 1, and Stable 0 are different and in our extended algebra they are treated as separate logic states. Along with these, we have the unknown logic value (i.e. "X"). Uncontrollable itself is also a legal logic state. When combined in logic functions, the output value will either be a typical logic state ( starts all the uncontrollable non-scan flip-flops, embedded memory elements, black-box outputs are assumed to be u. All the other lines are X i.e. unknown, but a known value can be assigned to them during test generation. For example, if we have an AND gate with one input as X and the second input as u (i.e. output of some uncontrollable logic entity), the possible outputs of the AND gate are either 0 (if X is 0) or u (if X is 1). We refer to this output value as 0/u. So, the AND gate output being uncontrollable depends on the choice of the first input but not solely on the presence of the u on the second input. Figure 6 shows the use of extended algebra for extra path coverage using a modified version of ISCAS89 benchmark circuit s27. The flip-flops U50002 and U50003 are non-scan. The remaining flip-flops are SFFs. The outputs of U50002 and U50003 have been assigned the logic state u. For the path growth of the partial path through N4, the path must propagate through OR gate U12. This requires N13 to be 0. N13 is the output of an AND gate with a u input (the output of U50002). Therefore, we cannot do direct implication for N8. However, the other input N12 can be made 0 if primary input N1 is set to 1. Hence, by assigning 1 to primary input N1, we can extend the partial path through N4, despite the presence of a u in the off path. Similarly, the growth of the partial paths through N6 is possible only if N17 is 0. Using the extended algebra, the value on N17 is 0/u. (logical AND of 0/u and x/u).
We do not have any control on the value x/u. So, the direct Table 1: Truth Tables for NOT, BUFF, AND, OR, XOR, TSL implication should be extended backward via U11 which produces either 0 or u (i.e. 0/u). The source of u in N14 (the output of U11) is the non-scan flop U50003. So, we do not have any control over U50003. But the other input N2 can be made 1, and thus assign 0 at N17. Hence, by assigning 1 to both primary inputs N1 and N2, the transition can propagate through U15, and partial paths through N6 can be extended. If we make a slight modification to the circuit by converting the U13 AND gate into a NAND gate, as shown in figure 7 , we get a 1/u value on N17. The U15 output is 0/u and N5 is 1/u. This makes it impossible to produce a 1 on U15 and 0 on N5. We cannot test the fault sites N5 and the gate U15 output. All paths through N6 also go through U15. Hence, we cannot test faults at N6. Thus, due to the inability to create/propagate transitions, we would not be able to test the paths passing through U15. Hence, we can trim off the associated fan-out logic. Figure 8 shows the behavior of the same circuit using the traditional algebra. Here only the "u" value is getting propagated and both the potential path growths through U12 and U15 stop.
In our work, we use NOT, BUFF, AND, NAND, OR, NOR, XOR, XNOR, TSL, TSH, TSLI and TSHI logic gates and have produced 11-value truth tables for them. In these tables, v1 having a non-u value and v2 having a u value have been assumed to be u, with the rationale that any transition to u is also uncontrollable (u). In very few cases, (X to 0)/u or (X to 1)/u have been restrictively assumed to be only 0/u and 1/u for simplicity. We can further extend our algebra (more than 11) by assuming (X to 0) and (X to 1) as separate logic values and venture out all possible combinations with u. Increasing the logic states in an algebra naturally introduces more computational complexity. Hence, the tradeoff should be wellhandled by ensuring improvement in path and fault coverage while not getting into severe performance limitation due to higher value algebra complexity. Table 1 shows the truth tables for NOT, BUFF, AND, OR, XOR and TSL. In general, if we do not have any uncontrollable logic entities in the circuit, the algebra presented in [7] would suffice to robust and non-robust path generation using the strategy based on two-vector testpatterns. The algebra presented in [6] is usable in presence of uncontrollable elements, but it has its inherent limitation to detect robust and non-robust paths as the approach would be based on single-value test patterns. The 11-value algebra, with extra 4 values than [6] and extra 6 values than [7] , ties the strengths of both the algebras. The two-vector test pattern scenarios, where at least one of the vectors is uncontrollable, 11-value algebra outperforms the existing algebras presented in [6] and [7] .
IV. EXPERIMENTAL RESULTS
The KLPG algorithm with extended algebra has been implemented in CodGen [9] and run on an Intel Core i7 machine. Experiments have been run on ISCAS89 benchmark circuits using launch-on-capture tests. With 10% non-scan flip-flops, improved path delay fault coverage has been observed in comparison to that with the traditional algebra. The greater the number of longest paths we want to test; the greater the path recovery advantage we achieve using our algebra. Along with improved path recovery, we have been able to test a greater number of transition fault sites, while keeping the per path CPU time consumption lower. Table 2 shows the number of robust paths discovered using both the traditional algebra (0, 1, X, Rise, Fall, u) and 11-value algebra. The path count has been reported for different K values. The type of circuit determines the path distribution and the number of paths being blocked due to uncontrollable non-scan (NS) flip-flops. Table 3 shows the number of transition faults sites detected using robust tests using both algebras. The numbers of fault sites detected have been reported for different ISCAS89 benchmark circuits while varying the K values. Here we can see that the more paths are recovered, there are more fault sites that get tested. Thus, we see that the 11-value algebra results in enhancements in fault coverage. Whichever algebra is used, increasing the value of K always results in more testable faults than that with lower values of K. The increase stops when all testable fault sites have been detected. For s15850, we see that saturation has been reached for all values of K while using both the algebras. For s38584, fault detection reaches saturation at K=2. With lower K, many times back-tracking limits and max iteration counts prevent exploring more testable fault sites. Otherwise, the fault coverage should be the same for all K values. With increased K, more faults are detected fortuitously, increasing the fault coverage. Table 4 : CPU time (sec) per robust path using both algebras
The total CPU time consumption with the 11-value algebra is similar to that with the traditional algebra in most cases, while producing more paths than with the traditional one. Table 4 shows the CPU time per path. Figure 9 shows the relative comparison of average CPU time consumption per robust path. From the Figure 9 , we can see that in most cases CPU time per path is reduced using the 11-value algebra. We can infer from these results that in comparison to the traditional algebra, 11-value algebra discovers an average path faster. s38584 is the only circuit for which the traditional algebra consistently reports lower average CPU time, but only slightly lower. Any algebra with more logic values has inherently more computational complexity than an algebra with fewer values. Here, for s38584 the higher value complexity dominates over the early conflict resolution (untestable path detection) advantage.
In this work, improved Table 5 shows the longest testable path lengths achieved for different circuits using both algebras. As we can see, in many cases, the 11-value algebra finds considerably longer paths in some circuits. This is critical for timing accuracy. Overall, we see that the 11-value algebra has increased tested paths by 1.9x for robust test, and 2.2x for non-robust test [12] , compared to the traditional algebra. Transition fault coverage increased by 70% and normalized CPU time per path decreased by 40%. When we encounter an increase in the percentage of non-scan flops (which is around 10% for the presented results), the 11-value algebra shows further improvements in terms of path count, fault site detection and average "per path CPU time" consumption. In this work, improved path and fault coverage has been achieved using the extended 11-value algebra. We have presented results for robust path generation. The results for non-robust path generation are similar [12] . In many cases, improvements have been observed in terms of per-path CPU time. We expect the gain to increase with a higher percentage of non-scan or uncontrollable flip-flops.
In future work, the impact of the extended value algebra will be evaluated on industrial circuits. In our experiments, the DFFs have been randomly selected. The actual impact on path recovery will be more visible with realistic selection of nonscan flip-flops. Circuits with embedded memories, analog or third party IPs, logic black-boxes etc. are also ideal candidates to validate the real advantage of this 11-value algebra based approach. The current implementation does not take advantage of the pseudo functional test option [9] . In this case, the nonscan flip-flops may be set during medium-speed preamble cycles, before the at-speed launch and capture. Treating these flip-flops as uncontrollable for every cycle is pessimistic, since they are only uncontrollable for the initial scan-in phase, and then enter functional (transparent) mode. We will evaluate cases where the cells are only uncontrollable during initial scan-in. This requires extending the SAT engine to support uncontrollable input values.
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